Skip to content

Roadmap: EDA Timing & Verification

Prereqs: Gate-Level Pipelining · Clocking, Biasing & Power
Next: Cryogenic Interfaces & I/O · Curriculum Home

Pathway Overview

Why SFQ is gate-level pipelined, what path-balancing costs, how STA thinks about pulse windows, and when JTL vs PTL interconnects change the timing picture.

graph TD
    Pip[Gate-Level Pipelining] --> Clk[Clock Flow Styles]
    Clk --> Bal[Path Balancing Overhead]
    Bal --> STA[SFQ STA Intuition]
    STA --> Hyb[Hybrid JTL-PTL Routing]

Reading order

  1. Gate-Level Pipelining
  2. Concurrent-Flow and Counter-Flow Clocking
  3. Path Balancing Overhead
  4. SFQ Static Timing Analysis
  5. JTL Interconnects
  6. Hybrid JTL-PTL Routing

Later (public TBD / private papers)

qSTA tool flows, CPPR, placement & routing engines, ColdFlux SEDA --- private explainers.