Skip to content

Roadmap: Cryogenic Memory

Prereqs: Cryogenic Interfaces & I/O · Superconducting Loop / SQUID
Next: Curriculum Home

Pathway Overview

SFQ-native flux/vortex memory, then Josephson-CMOS hybrids that buy semiconductor density behind SFQ control and I/O.

graph TD
    Loop[Loop / SQUID storage] --> VT[VT-RAM Intuition]
    VT --> Hyb[Josephson-CMOS Hybrid Memory]
    IO[SQUID / 4JL I/O] --> Hyb

Reading order

  1. Superconducting Loop / SQUID
  2. Pulse to Logic State
  3. Vortex Transitional RAM
  4. From SFQ Pulses to Voltage Levels
  5. Four-JL Latching Driver · SQUID Stack Driver
  6. Josephson-CMOS Hybrid Memory

Later (public TBD / private papers)

Magnetic JJ memory, 0-π SQUID cells, decoder/driver arrays --- private explainers / future public cards.